Abstract. In this paper, we concentrate on incremental synthesis of timed automata for automatic addition of different types of bounded response properties. Bounded response -that something good will happen soon, in a certain amount of time -captures a wide range of requirements for specifying real-time and embedded systems. We show that the problem of automatic addition of a bounded response property to a given timed automaton while maintaining maximal nondeterminism is NP-hard in the size of locations of the input automaton. Furthermore, we show that by relaxing the maximality requirement, we can devise a sound and complete algorithm that adds a bounded response property to a given timed automaton, while preserving its existing universally quantified properties (e.g., MTL). This synthesis method is useful in adding properties that are later discovered as a crucial part of a system. Moreover, we show that addition of interval-bounded response, where the good thing should not happen sooner than a certain amount of time, is also NP-hard in the size of locations even without maximal nondeterminism. Finally, we show that the problems of adding bounded and unbounded response properties are both PSPACE-complete in the size of the input timed automaton.
Introduction
As the traditional approaches to software development turn out to be inefficient in many cases (e.g., due to maintenance, resolving bugs, etc.), correct-by-construction approaches to treat software development as a true form of engineering gains more attention. In this approach, a software engineer constructs a mathematical model of his/her design before any code is produced. This model is used to reason about the proposed solution, ensuring that all required functionality will be delivered.
Automated program synthesis is the problem of designing an algorithmic method to find a program that satisfies a mathematical model (i.e., a required set of properties) that is correct-by-construction. The synthesis problem has mainly been studied in two contexts: synthesizing programs from specification, where the entire specification is given, and synthesizing programs from existing programs along with a fully or partially available new specification. In approaches where the entire specification must be available, changes in specification, e.g., addition of a new property, requires us to begin from scratch. By contrast, in the latter approach, it is possible to reuse an existing program and, hence, the previous efforts made for synthesizing it. Since it may not be possible to anticipate all the necessary required properties at design time, this approach is especially useful in program maintenance, where the program needs to be modified so that it satisfies a new property of interest.
In order to add a new property to a program there are two ways: (1) comprehensive redesign, where the designer introduces new behaviors (e.g., by introducing new variables, or adding new computation paths), or (2) local redesign, where the designer removes behaviors that violate the property of interest, but does not add any new behaviors. While the former requires the designer to verify all other properties of the new program, the latter ensures that certain existing universally quantified properties (e.g., LTL and MTL) are preserved.
Depending upon the choice of formulation of the problem and expressiveness of specifications and programs, the class of complexity of synthesis methods varies from polynomial time to undecidability. In this paper, we focus on incremental synthesis methods that add properties typically used for specifying timing constraints. This approach is opposite to those synthesize arbitrary specifications and, hence, belong to high classes of complexity. More specifically, we study the problem of incremental addition of different types of bounded response properties -that something good will happen soon, in a certain amount of time -to Alur and Dill's timed automata [1] , while preserving existing Metric Temporal Logic (MTL) specification [2] . A more practical application of the results presented in this paper is in aspect-oriented programming. Indeed, our synthesis methods is close in spirit to automated weaving of real-time aspects.
Related Work
In the context of untimed systems, in the pioneering work [3, 4] , the authors propose methods for synthesizing the synchronization skeleton of programs from their temporal logic specification. More recently, in [5] [6] [7] , the authors investigate algorithmic methods to locally redesign fault-tolerant programs using their existing fault-intolerant version and a partially available safety specification. In [8] , the authors introduce a synthesis algorithm that adds UNITY properties [9] such as leads-to (which is an unbounded response property) to untimed programs.
Controller synthesis is the problem of finding an automaton (called controller) such that its parallel composition with a given automaton (called plant) satisfies a set of properties [10] . Synthesis of real-time systems has mostly been formulated in the context of timed controller synthesis. In the early work [11] [12] [13] , the authors investigate the problem, where the given program is a deterministic timed automaton and the specification is modeled as a deterministic internal winning condition on the state space of the plant. The authors also assume that the controller can use unlimited resources (i.e., the number of new clocks and guards that compare the clocks to constants). Similarly, in [14] , the authors solve the reachability problem in timed games. Deciding the existence of a winning condition with the formulation presented in [11] [12] [13] [14] is shown to be EXPTIME-complete in [15] .
In [16, 17] , the authors address the problem of synthesizing timed controllers with limited resources. Similar to the aforementioned work, the plant is modeled by a deterministic timed automaton, but the specification is given by an external nondeterministic timed automaton that describes undesired behavior of the plant. With this formulation, the synthesis problem is 2EXPTIME-complete. However, if the given specification remains nondeterministic, but describes desired behavior of the plant the problem turns out to be undecidable.
In [18] , the authors propose a synthesis method for timed games, where the game is modelled as a timed automaton, the winning condition is described by TCTL-formulae, and unlimited resources are available. In [19] , the authors consider concurrent twoperson games given by a timed automaton played in real-time and provide symbolic algorithms for solving them with respect to all ω-regular winning conditions. In both approaches, deciding the existence of a winning strategy is EXPTIME-complete.
Contributions
In our work, we consider (i) the case where the entire specification of the program is not given to the synthesis algorithm; and (ii) nondeterministic timed automata. In fact, we study how the level of nondeterminism affects the complexity of synthesis methods. The main results in this paper are as follows:
-We show that adding a bounded response property while maintaining maximal nondeterminism is NP-hard in the size of the locations of the given timed automaton. -Based on the above result and the NP-hardness of adding two bounded response properties without maximal nondeterminism
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, we focus on addition of a single bounded response property to a time automaton without maximal nondeterminism. In fact, we present a surprising result that by dropping the maximality requirement we can devise a simple sound and complete transformation algorithm that adds a bounded response property to a timed automaton while existing MTL properties. Note that since our algorithm is complete, if it fails to synthesize a solution then it informs the designer that a more comprehensive (and expensive) approach must be used. Moreover, since the complexity of our algorithm is comparable with that of model checking, the algorithm has the potential to provide timely insight to the designer about how the given program needs to be modified to meet the required bounded response property. Thus, in this paper, we extend the results presented in [8] to the context of timed automata.
-We show that adding interval-bounded response, where the good thing should not happen sooner than a certain amount of time, is also NP-hard in the size locations of the given timed automaton even without maximal nondeterminism.
-We show that the problems of adding bounded and unbounded response (also called leads-to) properties are both PSPACE-complete in the size of the input timed automaton. Table 1 compares the complexity of our approach and other synthesis methods in the literature. A natural question is "since direct synthesis of limited MTL to bounded response properties is PSPACE-complete, what is the advantage of our method over direct synthesis?". There are two advantages:
-Since we incrementally add properties to a given timed automaton while preserving its existing MTL specification, we do not need to have this specification at hand. This is particularly useful when the existing specification includes properties whose automated synthesis is undecidable (e.g., ♦ =δ q) or lies in classes of complexity higher than PSPACE. -The second advantage of our approach is in cases where the given timed automaton is designed manually for ensuring that it is efficient. Since in our approach, existing computations are preserved it has the potential to preserve the efficiency of the given timed automaton. PSPACE-complete EXPSPACE-complete 2EXPTIME-complete EXPTIME-complete Organization of the paper. In Section 2, we present the preliminary concepts. In Section 3, we formally state the problem of addition of an MTL property to an existing timed automaton. We describe the NP-hardness result for adding bounded response with maximal nondeterminism in Section 4. Then, in Section 5, we present a sound and complete algorithm for adding bounded response to timed automata without maximal nondeterminism. In Section 6, we present the complexity of addition of intervalbounded response and unbounded response properties. Finally, we make the concluding remarks and discuss future work in Section 7.
Preliminaries
Let AP be a set of atomic propositions. A state is a subset of AP . A timed state sequence is an infinite sequence of pairs (σ, τ ) = (σ 0 , τ 0 ), (σ 1 , τ 1 )..., where σ i (i ∈ N) is a state and τ i ∈ R ≥0 , and satisfies the following constraints:
3. Progress: For all t ∈ R ≥0 , there exists j such that τ j ≥ t.
Metric Temporal Logic
We briefly recap the syntax and semantics of point-based MTL. Linear Temporal Logic (LTL) specifies the qualitative part of a program. MTL introduces real time by constraining temporal operators, so that one can specify the quantitative part as well. For instance, the constrained eventually operator ♦ [1, 3] is interpreted as "eventually within 1 to 3 time units both inclusive". Syntax. Formulae of MTL are inductively defined by the grammar: 
Semantics.
For an MTL formula φ and a timed state sequence (σ, τ ) = (σ 0 , τ 0 ), (σ 1 , τ 1 )..., the satisfaction relation (σ i , τ i ) |= φ is defined inductively as follows:
The formula φ defines a set L of timed state sequences that satisfy φ. We call this set a property. A specification Σ is the conjunction of a set of properties. In this paper, we focus on a standard class of real-time properties defined as follows. An intervalbounded response property is of the form L I ≡ (p → ♦ [δ1,δ2] q), where p, q ∈ AP and δ 1 , δ 2 ∈ Z ≥0 , i.e., it is always the case that a p-state is followed by a q-state within δ 2 , but not sooner than δ 1 time units. A special case of L I is in which δ 1 = 0 known as bounded response property and is of the form L B ≡ (p → ♦ ≤δ q), i.e., it is always the case that a p-state is followed by a q-state within δ time units. An unbounded response (or leads-to) property is defined as L ∞ ≡ (p → ♦ [0,∞) q), i.e, it is always the case that a p-state is eventually followed by a q-state.
Timed Automata
A clock constraint over the set X of clock variables is a Boolean combination of formulas of the form x c or x − y c, where x, y ∈ X, c ∈ Z ≥0 , and is either < or ≤. We denote the set of all clock constraints over X by Φ(X). A clock valuation is a function ν : X → R ≥0 that assigns a real value to each clock variable. Furthermore, for τ ∈ R ≥0 , ν + τ = ν(x) + τ for every clock x. Also, for Y ⊆ X, ν[Y := 0] denotes the clock valuation for X which assigns 0 to each x ∈ Y and agrees with ν over the rest of the clock variables in X.
is a labeling function assigning to each location the set of atomic propositions true in that location, -X is a finite set of clocks, and
is a set of switches. A switch s 0 , λ, ϕ, s 1 represents a transition from location s 0 to location s 1 under clock constraint ϕ over X, such that it specifies when the switch is enabled. The set λ ⊆ X gives the clocks to be reset with this switch.
The semantics of a timed automaton is as follows. A state of a timed automaton is a pair (s, ν), such that s is a location and ν is a clock valuation for X at location s. The labeling function for states is defined by
and ν init maps the value of all clocks in X to 0. Transitions of A are of the form (s 0 , ν 0 ) → (s 1 , ν 1 ). They are classified into two types:
-Delay: for a state (s, ν) and a time increment τ ∈ R ≥0 , (s, ν)
We use the well-known railroad crossing problem [21] as a running demonstration throughout the paper. The original problem comprises of three timed automata, but we only consider the TRAIN automaton (cf. Figure 1-a) . The TRAIN automaton models the behavior of a train approaching a railroad crossing. Initially, the train is far from the gateway of the crossing. It announces approaching the gateway by resetting the clock variable x. The train is required to start crossing the gateway after at least 2 minutes. It passes the gateway at least 3 minutes after approaching the gateway. Finally, there is no constraint on reaching the initial location.
We now define what it means for a timed automaton A to satisfy an MTL specification Σ. An infinite sequence (s 0 , ν 0 , τ 0 ), (s 1 , ν 1 , τ 1 )..., where τ i ∈ R ≥0 , is a computation of A iff for all j > 0 (1) (s j−1 , ν j−1 ) → (s j , ν j ) is a transition of A, (2) the sequence τ 0 τ 1 ... satisfies initialization, monotonicity, and progress, and (3) τ j − τ j−1 is consistent with ν j − ν j−1 . We write A |= Σ and say that timed automaton A satisfies specification Σ iff every computation of A that starts from an initial state is in Σ. Thus, A |= ( (p → ♦ ≤δ q)) iff any computation of A that reaches a p-state, reaches a q-state within δ time units. If A |= Σ, we say A violates Σ.
Region Automata
Timed automata can be analyzed with the help of an equivalence relation of finite index on the set of states [1] . Given a timed automaton A, for each clock x ∈ X, let c x be the largest constant in the guards of switches of A that involve x, where c x = 0 if x does not occur in any guard. Two clock valuations ν, µ are clock equivalent if (1) for all x ∈ X, either ν(x) = µ(x) or both ν(x), µ(x) > c x , (2) the ordering of the fractional parts of the clock variables in the set {x ∈ X | ν(x) < c x } is the same in µ, and (3) for all x ∈ {y ∈ X | ν(y) < c y }, the clock value ν(x) is an integer if and only if µ(x) is an integer. A clock region ρ is a clock equivalence class. Two states (s 0 , ν 0 ) and (s 1 , ν 1 ) are region equivalent, written (s 0 , ν 0 ) ≡ (s 1 , ν 1 ), if (1) s 0 = s 1 and (2) ν 0 and ν 1 are clock equivalent. A region is an equivalence class with respect to ≡. Also, region equivalence is a time-abstract bisimulation [1] .
Using the region equivalence relation, we construct the region automaton of A (denoted R(A)) as follows. Vertices of R(A) are regions. Edges of R(A) are of the form (s 0 , ρ 0 ) → (s 1 , ρ 1 ) iff for some clock valuations ν 0 ∈ ρ 0 and ν 1 ∈ ρ 1 , (s 0 , ν 0 ) → (s 1 , ν 1 ) is a transitions of A. Figure 1-b shows the region automaton of the TRAIN automaton.
We say a region (s 0 , ρ 0 ) of region automaton R(A) is a deadlock region iff for all regions (s 1 , ρ 1 ), there does not exist an edge of the form (s 0 , ρ 0 ) → (s 1 , ρ 1 ). The definition of a deadlock state is analogous. A clock region β is a time-successor of a clock region α iff for each ν ∈ α, there exists τ ∈ R >0 , such that ν + τ ∈ β, and ν + τ ∈ α ∪ β for all τ < τ . We call a region (s, ρ) a boundary region, if for each ν ∈ ρ and for any τ ∈ R >0 , ν and ν + τ are not equivalent. A region is open, if it is not a boundary region. A region (s, ρ) is called end region, if ν(x) > c x for all clocks x. For instance, in Figure 1 
is an open region, and (PASSED, x > 4) is an end region.
Measures of Complexity
We use two measures of complexity: (1) size of input timed automata, and (2) size of locations of input timed automata. We note that, the size of a region automaton is in linear order of the size of locations of its corresponding timed automaton [1] . Furthermore, the size of a region automaton is in exponential order of the size of timing constraints of the input timed automaton. It follows that the size of a region automaton is in exponential order of the size of the input timed automaton. Hence, when we say a problem is NP-hard in the size of the locations of the input automaton, it implies that the problem is NP-hard in the size of the corresponding region automaton as well. Moreover, when we say "a problem is in PSPACE", we mean "it is in PSPACE in the size of the input timed automaton". 
Problem Statement
Our goal is to find a timed automaton A L , L 0 , ψ , X , E , such that A |= L and for any MTL specification Σ, if A |= Σ then A |= Σ.
Since we require that A |= Σ, if L contains locations that are not in L, then A includes computations that are not in Σ and as a result, A may violate
Moreover, if E contains switches that are present in E, but are guarded by weaker timing constraints, or E contains switches that are not present in E at all then A includes computations that are not in Σ. Hence, we require that E contains a switch s 0 , λ, ϕ , s 1 , only if there exists s 0 , λ, ϕ, s 1 in E, such that ϕ is stronger than ϕ. Furthermore, extending the state space of A by introducing new clock variables under the above circumstances is legitimate. Finally, we require ψ to be equivalent to ψ. Thus, the synthesis problem is as follows:
Notice that constraint (C6) implicitly implies that the synthesized program is not allowed to have deadlock states. This constraint is known as the non-blocking condition in the literature of controller synthesis. Furthermore, constraint (C6) is similar to language inclusion condition in controller synthesis where the set of uncontrollable transitions is empty. Note that, based on Problem Statement 3.1, since we allow synthesis methods to remove states and transitions of a timed automaton, such methods are appropriate to preserve universally quantified properties only. In fact, constraints of Problem Statement 3.1 do not suffice to preserve existential properties of a program (e.g., TCTL). Soundness and completeness. We say that an algorithm for the synthesis problem is sound iff its output meets the constraints of the Problem Statement 3.1. We say that an algorithm for the synthesis problem is complete iff it finds a solution to the Problem Statement 3.1 iff there exists one.
Comparison to controller synthesis and game theory. Our formulation of the synthesis problem is in spirit close to both controller synthesis and game theory where the winning condition is expressed as MTL formulae. In fact, in both problems , the objective is how to restrict the program actions at each state through synthesizing a controller or a wining strategy. Notice that the conditions (C1) and (C2) precisely express this notion of restriction. Furthermore, the condition (C6) precisely expresses the notion of language inclusion, where the synthesized program is supposed to exhibit a subset of behaviors of the input program. As mentioned in Section 1, the main advantage of our synthesis methods over controller synthesis and game theory is our algorithms are tailored for the properties typically used in specifying real-time requirements and, hence, synthesizes programs more efficiently. Moreover, our synthesis algorithms accept nondeterministic input programs.
Adding Bounded Response Properties with Maximal Nondeterminism
In this section, we show that the synthesis problem in Problem Statement 3.1 for adding a bounded response property while maintaining maximal nondeterminism is NP-hard in the size of locations of the input timed automaton. We show this result by a reduction from the Vertex Splitting Problem [22] in directed acyclic graphs (DAG). Given a timed automaton A and property L B ≡ (p → ♦ ≤δ q), we say that the synthesized timed automaton A is maximally nondeterministic iff A meets all the constraints of Problem Statement 3.1 and its set of transitions is maximal. Maintaining maximal nondeterminism is desirable in the sense that it increases the potential for future successful incremental synthesis. Indeed, in our framework, maximal nondeterminism is similar to the concept of weakest controller in the literature of controller synthesis. We now show that the problem of adding a bounded response property while maintaining maximal nondeterminism is NP-hard.
, and a positive integer k, where |E| ≥ k.
Maximally Nondeterministic Bounded Response Addition Problem (MNBRAP).
Does there exist a timed automaton A L , L 0 , ψ , X , E , such that |E | ≥ k and A meets the constraints of the Problem Statement 3.1? Theorem 4.1: MNBRAP is NP-hard in the size of locations of the input timed automaton. Proof. We reduce DVSP to MNBRAP. The reduction maps a weighted DAG G V, A and integers d and i to a timed automaton A and integers δ and k, respectively. Mapping. Let G V, A be any instance of DVSP whose longest path is to be bounded by d. Let l(a) be the length of an arc a ∈ A. We construct a timed automaton A as follows (cf. Figure 2) . Each vertex v ∈ V is mapped to a pair of locations v −−−−→ v out from E to bound the maximum delay. Indeed, these switches identify the set Y of vertices that should be split in
It is easy to see that by removing the set Y from V the length of the longest path of G becomes at most d.
Although we defined maximality in terms of transitions of a timed automaton, one may define it in terms of reachable locations or behaviors of a timed automaton. However, various definitions do not change the NP-hardness result. In fact, many of the edge and vertex deletion problems are known to be NP-hard [22, 23] . In particular, in case of maximal reachable locations, one can easily reduce the vertex deletion problem [22] to our synthesis decision problem. Moreover, in case of maximal number of behaviors, one can develop a reduction from the k th shortest path problem [24] .
Adding Bounded Response Properties without Maximal Nondeterminism
In this section, we show that by relaxing the maximality constraint, we can solve the Problem Statement 3.1 in polynomial time in the size of locations of the input timed automaton. A possible approach to add a bounded response property to a timed automaton is as follows. First, we construct an auxiliary timed automaton A 2 accepting all behaviors of the given bounded response property. Then, we construct the product of A 2 and the given timed automaton A 1 (denoted A 1 ⊗ A 2 ). Although this approach is semantically correct, it does not meet the constrains of the Problem Statement 3.1. In particular, construction of the product alone may introduce deadlock states to A 1 ⊗ A 2 . As a result, some of the infinite computations of A 1 become finite in A 1 ⊗ A 2 and, hence, existing MTL properties are not preserved, which in turn violates the constraint (C6) of the problem statement. Thus, we need a more "behavior-aware" approach. Since our synthesis algorithm constructs and manipulates a specific weighted directed graph introduced by Courcoubetis and Yannakakis as a solution to the maximum delay problem in timed automata [25] , we review this problem in Subsection 5.1. In Subsection 5.2, we describe our synthesis algorithm.
The Maximum Delay Problem in Timed Automata
The maximum delay problem is as follows. Given a timed automaton A, a source location and clock valuation, what is the latest time that a target location can appear along a computation of A? We first construct the region automaton R(A) S, T , where S is the set of regions and T is the set of edges. Then, we transform the region automaton to an ordinary weighted directed graph (called MaxDelay digraph). Let the subroutine ConstructMaxDelayGraph do this transformation as follows. It takes a region automaton R(A) S, T , a set X of source regions, and a set Y of target regions, where X, Y ⊆ S, as input, and constructs a MaxDelay digraph G V, A . Vertices of G consist of the regions in R(A) with the addition of a source vertex v s and a target vertex v t . Notation: We denote the weight of an arc (v 0 , v 1 ) by Weight(v 0 , v 1 ). Let f denote a function that maps each region in R(A) to its corresponding vertex in G, i.e., f (r) is a vertex that represents region r in G. Also, let f −1 denote the inverse of f , i.e., f −1 (v) is the region of R(A) that corresponds to vertex v in G. Likewise, let F be a function that maps a set of regions in R(A) to the corresponding set of vertices in G and F −1 be its inverse. Finally, for a boundary region r with respect to clock variable x, we denote the value of x by r.x (equal to some constant in Z ≥0 ).
Arcs of G consist of the following: 
is a boundary region with respect to clock variable
In order to compute the maximum delay between X and Y , it suffices to find the longest distance between v s and v t in G. As an example, Figure 3 -a shows the MaxDelay digraph of the TRAIN automaton.
The Synthesis Algorithm
In this subsection, we present a sound and complete algorithm, Add BoundedResponse (cf. Figure 4) , for solving the Problem Statement 3.1 with respect to L B ≡ (p → ♦ ≤δ q). The core of the algorithm is straightforward. It begins with an empty digraph and builds up a subgraph of the MaxDelay digraph by adding paths of length at most δ that start from the set of vertices that represents p-regions in G to the set of vertices that represents q-regions. Then, it adds the rest of vertices and arcs while ensuring that no new paths from p-regions to q-regions are introduced. In order to ensure completeness, the algorithm preserves p-regions.
We now describe the algorithm in detail. First, in order to keep track of time elapsed since p have become true, we add an extra clock variable t to A as a timer. Moreover, the maximum value that t would be compared with is δ (lines 1-2) . Next, we construct the region automaton R(A) S, T , where S is the set of regions and T is the set of edges (Line 3). Let the function g : AP → 2 S calculate the set of regions with respect to an arbitrary atomic proposition ap as follows:
R(A ) S , T := {};
for all vertices v such that (vs, v) ∈ A (19) if the length the shortest path P from v to vt is at most δ then (20) }   Fig. 4 . The synthesis algorithm for adding bounded response.
We now reduce our problem to the problem of bounding the length of longest path in ordinary weighted digraphs. Towards this end, we first generate the MaxDelay digraph G V, A (Line 5), as described in Subsection 5.1. Then, we invoke (Line 6) the subroutine ConstructSubgraph (lines 18-25) which takes a MaxDelay digraph G and an integer δ as input. It generates a subgraph G whose longest path from v s to v t is bounded by δ. Recall that v s and v t are additional source and target vertices connected to F (g(p)) and F (g(q)), respectively. We now begin with an empty digraph and add a certain number of paths in polynomial order of |S|. To this end, first, we include the shortest path from each vertex in F (g(p)) to v t , provided its length is at most δ (lines [19] [20] [21] [22] . Then, we add the rest of the vertices and arcs to G (lines [23] [24] while ensuring that no new paths are added from v s to v t .
After invoking ConstructSubgraph, we transform G back to a region automaton R(A ) (lines 7-9). Next, due to pruning some vertices and arcs in ConstructSubgraph, we remove deadlock regions from R(A ) (lines 10-11). However, in order to ensure that this removal does not break the completeness of our algorithm, we should consider the case where a q-region becomes a deadlock region (lines [12] [13] [14] . In case the removal of deadlock regions leaves no initial regions, the algorithm declares failure and termi-nates (Lines 15). Otherwise, it constructs the timed automaton A out of R(A ) and terminates successfully (lines [16] [17] . Level of nondeterminism. In order to increase the level of nondeterminism, we can include additional paths whose length is at most δ. However, every time we add a path, we need to test that this path does not create new paths of length greater than δ or cycles containing an edge of nonzero weight. To this end, we can use one of the algorithms in the literature of graph theory (e.g., [26] ) to find and add k shortest paths in an ordinary weighted digraph.
Let us now consider the TRAIN automaton presented in Section 2 (cf. Figure 1-a) . Our goal is to bound the delay of revisiting the initial location within at most 4 minutes. To this end, we add the property L B ≡ (APPROACHING → ♦ ≤4 FAR) to the TRAIN automaton. Since δ = 4, we have c x = 4 when generating the region automaton. Next, we construct the MaxDelay digraph (cf. Figure 3-b) . In Figure 3 -b, the dotted arcs contribute in violating L B , but the solid arcs do not. It is easy to observe by adding 12 shortest paths, we includes all computations that satisfy L B . Figure 5 . Note that, pruning regions only changes the guards of the associated switches and it does not affect reconstruction of A such that L ⊆ L. -Constraint C2: We only add an extra clock variable t. Hence, X ⊆ X . Note that, since the length of a path in MaxDelay digraph is equal to the time elapsed along regions, our algorithm works correctly even if t is reset in between a p-state and a q-state (e.g., a computation that goes from a p-state to a (¬p)-state, then again to a p-state, and finally to a q-state). -Constraint C3: The algorithm does not touch the labels of locations and, hence, ψ = ψ. -Constraint C4: The subroutine ConstructSubgraph may only remove regions or edges from a region automaton. This removal either removes a switch from the original timed automaton completely or makes some regions unreachable, which in turn strengthens the guard of one or more switches. Hence, the set of switches of A meets the constraint C4. -Constraint C5: The subroutine ConstructSubgraph ensures that the maximum delay of any computation that starts from a region in g(p) and reaches a region in g(q) is finite and bounded by the required response time in L B . Hence, we are assured that the synthesized timed automaton satisfies L B . -Constraint C6: First, since the algorithm removes deadlock regions from R(A ) all computations of A are infinite. Moreover, from constraints C1...C4, it follows that the algorithm does not introduce new computations to A . Thus, the set of computations of A is a subset of the set of computations of A. Furthermore, as mentioned in Section 2, an MTL formula Σ defines a set of timed state sequences. Note that, an automaton A satisfies specification Σ iff all computations of A are in Σ. Hence, a subset of computations of A satisfies Σ as well. In the context of the algorithm Add BoundedResponse, although it excludes some of the computations, since it ensures that all computations are infinite (by removing deadlock regions), it continues to satisfy its old MTL specification. A possible confusion is that "the given automaton (before synthesis) does not satisfy the bounded response property L B , but it does satisfy L B after synthesis". Note, however, that "an automaton does not satisfy L B " cannot be expressed as "the automaton satisfies L ", where L is an MTL property. Also, if a given automaton satisfies ¬L B then no computation of the automaton satisfies L B and, hence, it is not possible to synthesize an automaton that satisfies L B . In such a case, the algorithm Add BoundedResponse declares failure. Hence, for all MTL specifications Σ, if A |= Σ then A |= Σ as well. Note, however, that the same problem cannot be defined by branching-time temporal logics (e.g., TCTL), as "an automaton does not satisfy L" can be expressed as "the automaton satisfies L ", where L is a TCTL property.
This completes the proof of soundness. In order to prove the completeness, we show that any initial location removed from the synthesized automaton must be removed. Observe that if there exists a vertex v ∈ F (g(p)) from where there does not exist a path to v t where the delay is at most δ, f −1 (v) becomes a deadlock region and it should be removed. It follows that such regions must be removed in any timed automaton that satisfies the constraints of Problem Statement 3.1. Furthermore, if a q-region r 0 becomes a deadlock region, it is possible that all the regions along a path that starts from a region in g(p) and ends at r 0 become deadlock regions. Thus, we need to find another path from that region in g(p) to a region in g(q) other than r 0 . Hence, we remove r 0 from the set of regions of the original region automaton R(A) and start over. Furthermore, if removal of a region causes another region to become a deadlock region then that region must be removed for satisfying the constraint C5. Continuing thus, if an initial region becomes a deadlocked region then it must be removed. Our algorithm declares failure when all initial locations are removed. Based on the above discussion, in this case, any timed automaton that satisfies the constraints of Problem Statement 3.1 cannot contain any of the initial locations from L 0 . Since this is a contradiction, it follows that when Add BoundedResponse declares failure, no solution exists for the given instance. Therefore, Add BoundedResponse is complete. Theorem 5.2: The problem of adding a bounded response property to a timed automaton is in PSPACE. Proof. The core of the algorithm is reachability analysis for a timed automaton. Deciding reachability of a location in timed automata is in P in the size of the region automaton [25] . Moreover, our synthesis algorithm involves finding shortest paths and (possibly) k shortest paths in an ordinary weighted digraph. Eppstein [26] proposes an algorithm that finds the k shortest paths (allowing cycles) in time O(m + n log n + k), where n is the number of vertices and m is the number of arcs of a given digraph. Note that, we require that k must be in polynomial order of the number of locations of the input timed automaton. Hence, one can implement a synthesis algorithm which runs in polynomial time in the qualitative part (locations), and polynomial space in the quantitative part (timing constraints) of the input automaton.
Adding Interval-Bounded and Unbounded Response Properties
We first consider automatic addition of an interval-bounded response property L I ≡ (p → ♦ [δ1,δ2] q) to a timed automaton, where δ 1 > 0. As an intuition, let us use the algorithm Add BoundedResponse to add L I . Since the required response time has a lower bound, the subroutine ConstructSubgraph has to enumerate and ignore all the paths whose lengths are less than δ 1 . Obviously, this enumeration cannot be done in polynomial time in the size of region automata. Theorem 6.1: The problem of adding an interval-bounded response property to a timed automaton is NP-hard in the size of the locations of the input timed automaton. Proof. The proof is a simple reduction from the longest path problem to an instance of the problem, where Figure 6 illustrates the mapping of a digraph G to a timed automaton A. It is easy to see that if G has a path of length at least δ 1 from a source vertex v s to a target vertex v t then A can be transformed to a timed automaton A whose delay from v s to v t is at least δ 1 time units and vice versa.
Next, we discuss the problem of addition of unbounded response (also called leadsto) properties. Theorem 6.2: The problem of addition of an unbounded response property to a timed automaton is PSPACE-complete in the size of the input timed automaton. Proof. Since this problem is an instance of adding bounded response, membership to PSPACE follows from Theorem 5.2 immediately. We now show that the problem is PSPACE-hard. To this end, we reduce the reachability problem in timed automata [25] (whether a location s 1 is reachable from another location s 0 ) to an instance of our problem.
Mapping. Let the timed automaton A be any instance of the reachability problem. We map A to an instance of our problem as follows. Let A * be an automaton identical to A with the following modifications. Let s 0 |= p and s 1 |= q. Other locations of A * may satisfy arbitrary atomic propositions except p and q. Let s 0 be the only initial location of A * . We also add a self-loop at s 1 . Reduction. If s 1 is reachable from s 0 in A then there exists a computation in A * that starts from s 0 and ends at s 1 . A timed automaton A constructed from this computation plus the self-loop at s 1 satisfies L ∞ and meets the constraints of Problem Statements 3.1. Now, we show the other direction. Let us assume that the answer to the decision problem is affirmative and we can synthesize a timed automaton A from A * such that A |= L ∞ . Then A should contain both s 0 and s 1 . This means that s 1 is reachable from s 0 . Otherwise, A would not satisfy L ∞ .
Since an unbounded response property is an instance of bounded and intervalbounded response properties, problems of adding those properties are also PSPACEhard. Corollary 6.3: The problem of adding a bounded response property to a timed automaton is PSPACE-complete in the size of the input timed automaton. Remark 6.4. The time complexity of adding an unbounded response property to a timed automaton with maximal nondeterminism in terms of transitions remains open in this paper. However, we refer the reader to [8] , where the authors introduce a synthesis algorithm for adding leads-to properties to an untimed program, while maintaining maximal nondeterminism in terms of reachable states of the given program.
We summarize the complexity of problems of addition of different types of response properties in Table 2 . 
Conclusion and Future Work
In this paper, we focused on automated incremental synthesis of timed automata by adding various types of bounded response properties, while preserving its existing Metric Temporal Logic (MTL) specification. Unlike specification-based methods, in our approach, we start with an existing program rather than specification and, hence, the previous efforts made for synthesizing the input program are reused. First, we showed the problem of addition of a bounded response property to a timed automaton while maintaining maximal nondeterminism is NP-hard in the size of locations of the input automaton. Then, we presented a simple sound and complete transformation algorithm that adds a bounded response property to a timed automaton (without maximal nondeterminism), such that the automaton continues to satisfy its existing MTL specification. The complexity of the algorithm is polynomial in the size of region automata. Furthermore, we showed that the problem of addition of interval-bounded response properties is also NP-hard. Moreover, we showed that adding bounded and unbounded response properties are PSPACE-complete in the size of the input timed automaton.
Detailed region automata are not an efficient finite representation of timed automata in terms of space complexity. On other hand, zone automata [27] are more efficient finite representation of timed automata used in model checking techniques. Since our goal was to evaluate complexity classes for adding bounded response, we focused on region automata. However, an interesting improvement step is modifying Add BoundedResponse, so that it manipulates a zone automaton rather than a detailed region automaton.
In many hard real-time systems (e.g., mission-critical systems) meeting deadlines in the presence of faults is a necessity. As future work, we plan to study the problem of automatic addition of fault-tolerance to existing fault-intolerant real-time systems. More specifically, we plan to extend the theory of automated addition of fault-tolerance to untimed programs [5] [6] [7] to the context of real-time programs. In particular, we plan to study how time-bounded recovery can be achieved in the presence of faults using the results presented in this paper.
